

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
21 October 2004 (21.10.2004)

PCT

(10) International Publication Number
WO 2004/090984 A1

(51) International Patent Classification⁷: **H01L 27/10**,
G11C 13/00, H01L 45/00

(72) Inventor; and

(75) Inventor/Applicant (*for US only*): **TODA, Haruki**
[JP/JP]; 105,111-1, Nishitakenomaru, Naka-ku, Yoko-
hama-shi, Kanagawa 231-0852 (JP).

(21) International Application Number:
PCT/JP2003/004275

(74) Agent: **ITAMI, Masaru**; 301, Daini-Seikoh Bldg., 2-11,
Kudan-kita 4-chome, Chiyoda-ku, Tokyo 102-0073 (JP).

(22) International Filing Date: 3 April 2003 (03.04.2003)

(25) Filing Language: English

(81) Designated States (*national*): CN, JP, KR, US.

(26) Publication Language: English


Published:

— with international search report

(71) Applicant (*for all designated States except US*):
KABUSHIKI KAISHA TOSHIBA [JP/JP]; 1-1, Shibaura
1-chome, Minato-ku, Tokyo 105-8001 (JP).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: PHASE CHANGE MEMORY DEVICE



(57) Abstract: A phase change memory device has a semiconductor substrate; a plurality of cell arrays stacked above the semiconductor substrate, each cell array having memory cells arranged in a matrix manner for storing resistance values as data that are determined by phase change of the memory cells, bit lines each commonly connecting one ends of plural memory cells arranged along a first direction of the matrix and word lines each commonly connecting the other ends of plural memory cells arranged along a second direction of the matrix; a read/write circuit formed on the semiconductor substrate as underlying the cell arrays for reading and writing data of the cell arrays; first and second vertical wirings disposed outside of first and second boundaries that define a cell layout region of the cell arrays in the first direction to connect the bit lines of the respective cell arrays to the read/write circuit; and third vertical wirings disposed outside of one of third and fourth boundaries that define the cell layout region in the second direction to connect the word lines of the respective cell arrays to the read/write circuit.

BEST AVAILABLE COPY

WO 2004/090984 A1

DESCRIPTION

PHASE CHANGE MEMORY DEVICE

5 [Technical Field]

This invention relates to an electrically rewritable phase change memory device which stores a resistance value determined due to phase change between crystalline and amorphous states of a memory material as information in a non-volatile manner.

[Background Art]

EEPROM flash memories are known in the prior art as large capacitive and multi-functional non-volatile semiconductor memories. In this kind of semiconductor memories, miniaturized circuits with a minimal size of 100nm or less has been achieved in the memory plane. In order to further increase the memory capacity, it is required to further the miniaturization for increasing a cell number in a unit area. However, it is not easy to further carry forward the miniaturization.

Some approaches have been examined to increase the memory capacity without carrying forward the miniaturization such as, for example, to package plural memory chips as being stacked, or form a three-dimensional memory chip with memory cell arrays stacked above a silicon substrate, and so on. However, conventionally proposed

cell array stacking methods are such that planar cell arrays are simply stacked. In these cases, although N times capacity may be obtained by N layers stacking, cell accesses must be independently performed for the respective
5 cell arrays. Therefore, it is not easy to access to plural cell arrays at a time.

As an advanced memory technology of the next generation in the future, there has been proposed a phase change memory which utilizes a phase transition between
10 crystalline and amorphous states of a chalcogenide-based glass material (for example, see Jpn. J. Appl. Phys. Vol. 39 (2000) PP. 6157-6161 Part 1, NO. 11, November 2000 "Submicron Nonvolatile Memory Cell Based on Reversible
Phase Transition in Chalcogenide Glasses" Kazuya Nakayama
15 et al). The memory of this type utilizes the fact that a resistance ratio of the amorphous state to the crystalline state of the chalcogenide is as large as 100:1 or more to store therein such different resistance value states as information. This phase change is reversible, and any
20 change can be controlled by adequately designing the way of heating, wherein the heating technique is controllable by the amount of current flowing in this material.

In order to increase the capacity of such the phase change memory, how to integrally form a cell array and a
25 read/write circuit thereof becomes an important technical issue. Additionally, how to design the read/write circuit capable to perform high-speed data input/output is also

becomes an important technical issue.

[Disclosure of Invention]

A phase change memory device in accordance with one
5 embodying mode of this invention has:

a semiconductor substrate;

a plurality of cell arrays stacked above the
semiconductor substrate, each cell array having memory
cells arranged in a matrix manner for storing resistance
10 values as data that are determined by phase change of the
memory cells, bit lines each commonly connecting one ends
of plural memory cells arranged in a first direction of the
matrix and word lines each commonly connecting the other
ends of plural memory cells arranged in a second direction
15 of the matrix;

a read/write circuit formed on the semiconductor
substrate as underlying the cell arrays for reading and
writing data of the cell arrays;

first and second vertical wirings disposed outside of
20 first and second boundaries that define a cell layout
region of the cell arrays in the first direction to connect
the bit lines of the respective cell arrays to the
read/write circuit; and

third vertical wirings disposed outside of one of
25 third and fourth boundaries that define the cell layout
region in the second direction to connect the word lines of
the respective cell arrays to the read/write circuit.

[Brief Description of Drawings]

Fig. 1 is an equivalent circuit of a cell array in accordance with an embodiment of this invention.

5 Fig. 2 is a plan view diagram of a four-layer stacked cell arrays.

Fig. 3 is a cross-sectional diagram as taken along line I-I' of Fig. 2 in the case of that a Schottky diode is used in the memory cell.

10 Fig. 4 is a cross-sectional diagram as taken along line I-I' of Fig. 2 in the case of that a PN junction diode is used in the memory cell.

Fig. 5 is a three-dimensional equivalent circuit of the cell array.

15 Fig. 6 is a perspective view showing a layout relationship of cell blocks and a read/write circuit thereof.

Fig. 7 is a cross-sectional diagram showing the interconnection relationship between bit lines and the
20 read/write circuit.

Fig. 8 is a cross-sectional diagram showing the relationship between word lines and the read/write circuit.

Fig. 9 is a diagram showing a unit configuration of the four-layer stacked cell arrays.

25 Fig. 10 shows a layout of the read/write circuit.

Fig. 11 is a diagram showing the word line select circuit portion.

Fig. 12 is a diagram showing the bit line select circuit portion.

Fig. 13 is a diagram showing a layout of the word line select circuit portion and the bit line select circuit
5 portion.

Fig. 14 is a perspective view showing the bit line forming process.

Fig. 15 is a perspective view showing the memory cell forming process.

10 Fig. 16 is a perspective view showing the word line forming process.

Figs. 17A to 17C are cross-sectional views showing in detail the word line forming process.

Fig. 18 is a cross-sectional view showing the
15 relationship between the capacitor and diode of the read/write circuit and the cell array.

Fig. 19 is a diagram showing a write pulse generation circuit for generating a negative logic write pulse applied to a bit line.

20 Fig. 20 is a diagram showing operational wave forms for explanation of the write pulse generation circuit.

Fig. 21 is a diagram showing the relationship of input/output of the write pulse generation circuit for simultaneously activated two cell arrays.

25 Fig. 22 is a logic pulse generation circuit for generating the input logic pulses of Fig. 21.

Fig. 23 shows waveforms of the write pulses for two

pairs of cells.

[Embodiments]

Referring to the drawings, embodiments of this
5 invention will be described bellow.

Fig. 1 shows a cell array of a phase change memory in
accordance with an embodiment, with respect to a 3×3 cell
matrix. A plurality of word lines WL are provided in
parallel, and a plurality of bit lines BL are provided to
10 cross the word lines WL. Memory cells MC are laid out at
the respective crossing points of these lines. The memory
cell MC is a series-connection circuit of a variable
resistive element VR and a diode SD. The variable
resistive element VR is formed of chalcogenide and is
15 operable to store therein a resistance value determined due
to a phase transition between its crystalline and amorphous
states as a binary data in a nonvolatile manner. Although
the diode SD is a Schottky diode in a preferable case of
this embodiment, a PN-junction diode is alternatively
20 usable. One end of the memory cell MC is connected to a
bit line BL, and the other end is connected to a word line
WL. Although in the drawing the diode SD is such that the
word line WL side is an anode, it is also possible to
reverse the polarity of diode SD because what is required
25 here is to obtain the cell selectivity based on a voltage
potential relationship of the word line WL versus the bit
line BL.

As previously stated, data is stored as the significance of a resistance value of the resistive element VR of each memory cell MC. For instance, in a non-select state, let all the word lines WL be set at "L" level while
5 setting all the bit lines BL at "H" level. One example is that "H" level is equal to 1.8V and "L" is 0V. In this nonselect state, the diodes SD of all memory cells MC are in a reverse-bias state and thus are in an off-state; thus, no currents flow in the resistive elements VR. Considering
10 the case of selecting a centrally located memory cell MC of the cell array of Fig. 1, which is surrounded by broken lines, let a selected word line WL at "H" while setting a selected bit line BL at "L." Whereby, at the selected cell, its diode SD becomes forward-biased allowing a current to
15 flow therein.

The amount of the current flowing in the selected cell at this time is determined by the phase of the chalcogenide constituting the resistive element VR; thus, it is possible to read two-value or binary data by detecting whether the
20 current amount is large or small. Also note that it is possible to permit creation of a phase transition in the chalcogenide of the resistive element VR by making higher the "H" level potential of the selected word line, or making lower the "L" level of the selected bit line than
25 that in the read mode to thereby likewise increase the current amount and then utilizing the heat-up of a cell portion due to this current, by way of example. Thus, it

is possible to select a specific cell in the cell array and then rewrite information of such cell.

In this way, in the cell array of this embodiment, access may be performed only by potential level setup of a single word line WL and a single bit line BL. Although, in the case of a transistor provided for cell selection, a signal line for selecting the gate of the transistor is required within the cell array, no such signal line is necessary in this embodiment. In addition, in view of the fact that diodes are inherently simpler in structure than transistors, the cell array becomes more simplified in configuration owing to a decrease in requisite number of signal lines in combination with the simple diode structure advantage, thus enabling achievement of higher integration of the cells.

Although a basic cell array configuration is described above, a three-dimensional cell array structure, in which a plurality of cell arrays are stacked above a semiconductor substrate, is utilized in this embodiment. Such a three dimensional cell array will be explained below.

Figs. 2 and 3 shows a layout and a cross section along I-I' line thereof of a three-dimensional (3D) cell array including four-layer stacked cell arrays MA0 to MA3. In these figures, the same reference numerals are used at the same parts or components in the respective cell arrays, which numerals are distinguished between the cell arrays by addition of suffices "a," "b" thereto, and also

distinguished between the shared portions of each two cell arrays by addition of suffices "ab", "bc" and "cd".

A silicon substrate 10 is covered with an insulator film such as a silicon dioxide film. Above the substrate, a plurality of bit lines (BL) 12a are arranged in parallel with each other. Pillar-type memory cells MC are arranged on each bit line 12a at a certain pitch, each of which has a variable resistive device VR formed of a chalcogenide layer 13a and a Schottky diode SD stacked thereon. Word lines (WL) 18ab are formed to commonly connect the upper ends of the memory cells MC in a direction perpendicular to the bit lines 12a, whereby first cell array MA0 is formed.

In detail, the memory cells MC are formed by patterning a laminated layers of the chalcogenide 13a, an ohmic electrode 14a, an n⁺-type silicon layer 16a and an n-type silicon layer 16a. An interlayer dielectric film 17 is buried around the memory cells MC to planarize the cell array MA0.

It should be appreciated that a metal film may be formed for Schottky contacting to the n-type silicon layer 16a in addition to the word line 18ab for forming a more preferable Schottky diode.

Second cell array MA1 is formed to share the word lines (WL0) 18ab with the first cell array MA0. In detail, pillar-type memory cells MC are arranged on each word line 18ab at a certain pitch, each of which has a Schottky diode SD and a variable resistive device VR formed of a

chalcogenide layer 13a stacked thereon, by patterning the laminated films of an n-type silicon film 16b, an n⁺-type silicon film 15b, an ohmic electrode 14b and a chalcogenide film 13b. The cell layout is the same as that of the first
5 cell array MA0. A Shottky junction is formed between the word line 18ab and the n-type silicon 16b. Bit lines (BL1) 12ab are patterned to commonly connect the chalcogenide layers 13b arranged along a direction perpendicular to the word lines 18ab. An interlayer dielectric film 19 is
10 buried around the memory cells MC to planarize the cell array MA1.

The stacked structure of third and fourth cell arrays MA2 and MA3 is periodically formed as similar to the first and second cell arrays MA0 and MA1. Bit lines (BL1) 12bc
15 are shared between the second cell array MA1 and the third cell array MA2. The third cell array MA2 and the fourth cell array MA3 shares the word lines (WL1) 18cd with each other. Bit lines (BL0) 12a of the lowest cell array MA0 and bit lines (BL3) 12d of the uppermost cell array MA3 are
20 independently prepared, respectively.

As previously described, a PN junction diode may be used in place of the Shottky diode for constituting the memory cell MC. In correspondence to Fig. 3, another 3D cell array having PN junction diodes Di are illustrated in
25 Fig. 4. As shown in Fig. 4, in each of the memory cells arranged between the bit lines and word lines, a PN junction diode Di is formed of an n-type silicon layer 25

and a p-type silicon layer 26. Others are similar to that of Fig. 3.

Fig. 5 shows a three-dimensional equivalent circuit of the 3D cell array formed as above-described. In order to prevent the bit lines from mutual interference, each two bit lines constitute a pair, and another bit line is disposed between the pair of bit lines. BL00, /BL00, BL01, /BL01, ... are bit line pairs of the first cell array MA0; BL10, /BL10, BL11, /BL11, ... are shared bit line pairs between the second and third cell array MA1 and MA2; and BL20, /BL20, BL21, /BL21, ... are shared bit line pairs between the third and fourth cell array MA2 and MA3. Further, WL0 (WL00, WL01, ...) are shared word lines between the first and second cell arrays MA0 and MA1; and WL1 (WL10, WL11, ...) are shared word lines between the third and fourth cell arrays MA2 and MA3.

In the above-described 3D cell array in which many phase-change memory cells are integrated, variation of cell characteristics gets into trouble. In detail, a data state of a cell that uses chalcogenide's phase-transition is varied due to a history thereof, environment and the like. For example, a data "0" (high resistive state) is written by making the chalcogenide layer amorphous-rich, whereas a data "1" data (low resistive state) is written by making the chalcogenide layer crystalline-rich. In this case, the initial states of the respective cells are different from each other due to histories and positions thereof.

In consideration of the above-described view points, in this embodiment, nearly disposed two cells constitute a pair cell for storing complementary data therein in such a manner that data "0" is stored in one cell and data "1" is stored in the other cell. Read operation is done by detecting the difference between cell currents of the two cells constituting a pair. By use of this method, even if there is a partial overlap between the high resistive state distribution and the low resistive distribution in the entire 3D cell array, it is possible to precisely read/write the cell data.

In Fig. 5, two cell pairs are typically shown as follows: two cells connected to a pair of bit lines BL00 and /BL00, respectively, with sharing a word line WL00 in the cell array MA0, being constituted to one pair cell, one of which is a true cell "T-cell0" and the other is a complementary cell "C-cell0"; and two cells connected to a pair of bit lines BL10 and /BL10, respectively, with sharing a word line WL10 in the cell array MA1, being constituted to another pair cell, one of which is a true cell T-cell1 and the other is a complementary cell C-cell1. In every pairs of cells, a positive logic value of a binary data is stored in the true cell, and a negative logic value is stored in the complementary cell. Similar pair cells are selected in the cell arrays MA2 and MA3, too. In Fig. 5, cell currents at the respective selection times are shown by arrows.

Up to the present, a cell array configuration has been described. In this invention, a read/write circuit is previously formed for reading and writing (or programming) cell data on the silicon substrate 10, above which the
5 above-described 3D cell array is to be formed. In detail, the 3D cell array is formed to be stacked above the read/write circuit.

Fig. 6 is a schematic perspective view showing a stacking state of cell blocks 100 and a read/write circuit
10 200 and interconnection relationships therebetween. Each the cell block 100 corresponds to the above-described 3D cell array. That is, a 3D cell array is, when necessary, divided into a plurality of cell blocks 100 with a predetermined capacity. In Fig. 6, two cell blocks 100 are
15 arranged in a direction along the bit lines.

As shown in Fig. 6, the read/write circuit 200, which is used for data reading and writing the cell block 100, is underlain the cell block 100. The read/write circuit 200 is formed in such a state that main portion thereof is
20 disposed within a rectangular cell layout region 210 defined on the substrate 10, above which the cell block 100 is stacked. The cell layout region 210 is defined by two boundaries A1 and A2 in a direction along the bit lines, and by two boundaries B1 and B2 in a direction along the
25 word lines.

A group of bit lines BL0 of the first cell array MA0 and a group of bit lines BL2 of the fourth cell array MA3

are drawn to the first boundary A1 side to be connected to a bit line select circuit 201, which is disposed along the boundary A1 in the read/write circuit 200, through vertical wirings (i.e., passages that vertically run to the
5 substrate) 101 that are disposed along the boundary A1. A group of bit lines BL1 shared by the second and third cell arrays MA1 and MA2 are drawn to the second boundary A2 side to be connected to another bit line select circuit 202, which is disposed along the boundary A2 in the read/write
10 circuit 200, through vertical wirings 102 that are disposed along the second boundary A2.

The reason why the bit lines BL0 and BL2 are drawn to the same side to be commonly connected to the bit line select circuit 201 through the vertical wirings 101 is in
15 such a fact that these groups of bit lines are not simultaneously activated. In detail, cell arrays MA0 and MA1 are simultaneously activated because of these have shared word lines WL0. As similar to this, cell arrays MA2 and MA3 are simultaneously activated because of these have
20 shared the word lines WL1. However, since the cell arrays MA2 and MA3 share the bit lines BL1, the lower cell arrays (MA0, MA1) and the upper cell arrays (MA2, MA3) are not activated simultaneously. The bit line select circuit 201, 202 include bit line decoders/multiplexers (BL-DEC/MUX).

25 The word lines WL0 and WL1 are drawn to the third boundary B1 side to be connected to word line select circuit 208, which is disposed along the boundary B1 in the

read/write circuit 200, through vertical wirings 103 and 104, respectively, that are disposed along the boundary B1. The word line select circuit 208 has word line decoders/multiplexers (WL-DEC/MUX).

5 A central portion of the read/write circuit 200 serves as a global bus region 207, in which I/O data lines and write pulse signal lines are disposed crossing this region in the direction along the word lines. Between this global bus region 207 and the bit line select circuits 201 and 202,
10 disposed are sense amplifier arrays 203 and 204, respectively. Signal lines formed at the global bus region 207 are shared by the sense amplifier arrays 203 and 204. The sense amplifiers in the sense amplifier arrays 203 and 204 are connected to bit line select circuits 201 and 202
15 through signal lines disposed at local bus regions 205 and 206, respectively. Therefore, some ones selected from the bit lines BL0 or BL2 by the bit line select circuit 201 are connected to the sense amp array 203. Similarly, some ones selected from the bit lines BL1 by the bit line select
20 circuit 202 are connected to the sense amp array 204.

 The I/O data lines and write pulse signal lines disposed at the global bus region 207 are drawn to the fourth boundary B2 side of the cell layout region 210. Along this boundary B2, disposed is a write circuit 209 for
25 applying write pulses to selected cells. The write circuit 209 includes, as described bellow, a transistor circuit 209a formed on the silicon substrate 10 and a diode circuit

209b formed above the substrate by use of the same steps of cell array forming.

As above-described referring to Fig. 6, bit lines and word line of the cell array are connected to the read/write circuit 200 formed on the substrate 10 through the vertical interconnection lines 101 to 104. Practically, these interconnections 101 to 104 are contact plugs buried in interlayer dielectric films formed surrounding the cell array. The structural examples of the interconnections are shown in Figs. 7 and 8. Fig. 7 shows a connection state between the bit lines and the read/write circuit 200 on a cross-section along the bit lines of the cell array. Fig. 8 shows a connection state between the word lines and the read/write circuit 200 on a cross-section along the word lines of the cell array.

As shown in Figs. 7 and 8, the read/write circuit 200 has necessary transistors and metal interconnections formed on an interlayer dielectric film 11a covering the transistors. The read/write circuit 200 is covered by an interlayer dielectric film 11b, and the four layered cell arrays are formed thereon. Therefore, the interlayer dielectric films 11a and 11b constitute the insulator film 11 shown in Figs. 3 and 4.

As shown in Fig. 7, the vertical wirings 101, which are used to connect the bit lines BL0, BL2 drawn toward the boundary A1 of the cell layout region 210 to the bit line select circuit 201, are composed of contact plugs 101a to

101e buried in the interlayer dielectric films 17, 19, 20 and 21. Similarly, the vertical wirings 102, which are used to connect the bit lines BL1 drawn toward the boundary A2 of the cell layout region to the bit line select circuit 202, are composed of contact plugs 102a to 102c buried in the interlayer dielectric films 11, 17 and 19. As shown in Fig. 8, the vertical wirings 103, which are used to connect the word lines WL0 drawn toward the boundary B1 of the cell layout region to the word line select circuit 208, are composed of contact plugs 103a and 103b buried in the interlayer dielectric films 11 and 17. The vertical wirings 104, which are used to connect the word lines WL1 drawn toward the same side as the word lines WL0 to the word line select circuit 208, are composed of contact plugs 104a to 104d buried in the interlayer dielectric films 11, 17 and 20.

Although the lowest contact plugs 101a, 102a, 103a and 104a of the laminated cell arrays in Fig. 7 and 8 are connected to metal wirings of the read/write circuit 200, it is possible to directly connect these to source/drain diffusion layers of transistors. Fig. 7 and 8 shows an example in which the contact plugs are formed of metal film used for bit lines and word lines. The fabrication steps will be described below. Additionally, it is appreciated that the contact plugs may be formed of other metal films different from the bit lines and word lines or polycrystalline silicon films.

One cell block 100 in Fig. 6 includes, for example, 512 bit lines (BL) and 128 word lines (WL) for one cell array. As described above, two memory cells store one bit data in this embodiment. In this case, one cell block has

5 a memory space of 256 columns (Col) \times 128 rows(Row). The memory capacity can be increased by increasing the number of cell blocks to be arranged. In order to achieve high-speed access in such a large capacitive memory, it is necessary to perform parallel access for multi-bit data.

10 For example, in order to perform 32-bits parallel access, one cell block is, as shown in Fig. 9, to be divided into two parts in the word line direction, and into 32 parts in the bit line direction, whereby 64 cell units UC (UC0 to UC63) blocks are obtained. As a result, each cell unit UC

15 becomes to have a capacity of 32IO \times 4Col \times 4 Row \times 4. On the global bus region 207, data lines and write pulse signal lines are disposed for 64IO data input/output.

Fig. 10 shows a schematic layout of the read/write circuit 200 with respect to one cell block 100 in Fig. 6 in

20 a case that the above-described cell block construction is used. On the word line select circuit (WL-DEC/MUX) 208 as been disposed at the right side in Fig. 10, disposed are row address (RA) signal lines 301, which vertically run for selecting one each (i.e., upper and lower ones) from 128 \times 2

25 word lines in the cell block 100. The write circuit 209 disposed at the left side in Fig. 10 output write pulses that are supplied to selected bit lines in a write mode.

Write pulse signal lines (WP) 305 which transfer the write pulses are disposed as to laterally run on the global bus region 207. In parallel with the write pulse signal lines 305 on the global bus region 207, disposed are main data lines 304, on which read out data are transferred. One cell unit is selected in one cell block, and cell data of adjacent two layers in each cell unit are simultaneously activated. Therefore, data lines 304 are prepared for $32\text{IO} \times 2 = 64\text{IO}$. The write pulse signal lines are the same.

On the lower and upper ends of the read/write circuit 200, disposed are the bit line select circuits 201 and 202, respectively, and column address (CA) signal lines 302 and 303 are disposed to laterally run on the respective regions. One of the bit line select circuits, i.e., circuit 201, selects 32 bit line pairs from 512 bit line pairs ($=64\text{IO} \times 4 \text{ Col}$) in the upper two cell arrays, and the other selects 32 bit line pairs from 512 bit line pairs in the lower two cell arrays. Therefore, on the respective local bus regions 205 and 206, disposed are four pairs of current pass lines BP, /BP for commonly 4-columns ($=8$ bit lines) data as to cross the regions of sense amplifier arrays 203 and 204 for applying the write pulses of the write pulse signal lines 305 to bit lines selected by the respective bit line select circuits 201 and 202. Additionally, 64 pairs of local data lines DL, /DL for 4 columns data are disposed on the respective local bus regions 205 and 206, and these are connected to the respective sense amps in the

sense amplifier arrays 203 and 204.

One circuit portion 310, that are to be connected to 4 Row \times 2 (=8 word lines) and another circuit portion 312, that are to be connected to 4 Col (=8 bit lines), each being
5 surrounded by a broken line in Fig. 10, are shown in Fig. 11 and 12, respectively, in detail.

Two multiplexers MUX0 and MUX1 are select gate circuits for selecting lower word lines WL0 shared by the cell arrays MA0 and MA1, and upper word lines WL1 shared by
10 the cell arrays MA2 and MA3, respectively. Eight word lines input to the multiplexer MUX0 correspond to the lower word lines for two cell units in Fig. 9. Decoder DEC is composed of decode gates G (G1, G2, ...) for selecting one of 32 cell units. The multiplexer MUX0 has a select gate
15 circuit 401 composed of PMOS transistors QP (QP11 to QP14, QP15 to QP18, ...) that are driven by select signals S10 to S13 so as to select one from four word lines. A high level voltage (positive logic pulse) is applied to a selected word line for forward-biasing the cell diode together with
20 a selected bit line. The multiplexer MUX0 has a reset circuit 402 composed of NMOS transistors QN (QN11 to QN14, QN15 to QN18, ...) for holding non-selected word lines as being at low level Vss. The multiplexer MUX1 is composed as similar to the multiplexer MUX0.

25 A sense amp SA shown in Fig. 12 is one of 32 sense amps in the sense amp array 203 shown in Fig. 10. Four pairs of eight bit lines BL0, /BL0 to BL3, /BL3 connected

to the sense amp SA are ones selected from the bit line group BL0 or BL2 shown in Fig. 6. As previously described, since the lower two cell arrays MA0 and MA1 and the upper two cell arrays MA2 and MA3 are not activated at a time, the sense amplifier SA is commonly used for the lower cell arrays MA0, MA1 and the upper cell arrays MA2, MA3.

The sense amplifier SA is a CMOS flip-flop type current sensing amplifier with an activating PMOS transistor QP30. Two nodes N1 and N2 thereof are directly connected to a pair of ones GBi, /GBi in the global data lines 304, respectively. Drains of sensing NMOS transistors QN61 and QN62 are selectively connected to data lines DL and /DL through NMOS transistors QN31 and QN32, respectively, that are controlled by a read control signal R to turn-on during a read operation. At the beginning of data sensing operation, nodes N1 and N2 are connected each other through transistor QN73. After when cell currents are transferred to the sensing transistors QN61 and QN62, drains thereof are clamped to Vss via NMOS transistors QN71 and QN72 that are controlled by a clock CLK to turn-on. The data lines DL, /DL are connected to a pair of bit lines selected by bit line decoder/multiplexer (BL-DEC/MUX).

The bit line decoder/multiplexer BL-DEC/MUX has a select gate 403 composed of NMOS transistors QN51 to QN54, and Q55 to Q58 controlled by decoded signals S20 to S23 for selecting one pair from four pairs of bit lines to connect these to the data lines DL and /DL, respectively.

Additionally, the bit line decoder/multiplexer BL-DEC/MUX has a reset circuit 404 composed of PMOS transistors QP51 to QP54, and QP55 to QP58 for holding non-selected bit lines as being at a high level of V_{dd}.

5 The pair of data lines DL, /DL are connected to a pair of signal lines WP_i, /WP_i in the write pulse signal lines 305 through NMOS transistors QN41, QN42 that are driven by a write control signal W to turn-on, and through signal lines BP, /BP during a data read operation.

10 In the above-described configuration, when a data read operation is performed, word lines selected by select gate circuit 401 become "H", and bit line pairs selected by select gate circuit 403 become "L". At this time, cell currents from the selected complementary cells on the
15 selected bit line pair are transferred to the drains of, NMOS transistors of the sense amp SA through data lines DL, /DL and through NMOS transistors QN31, QN32. During this operation, NMOS transistors QN71, QN72 are held at off-state. Thereafter, clock CLK becomes "H" to turn-on the
20 NMOS transistors QN71, QN72, whereby the drains of the sensing NMOS transistors QN61, QN62 are clamped at V_{ss}. As a result, a differential voltage generated between the nodes N1 and N2 due to the difference of cell currents is positively feeded back, thereby amplifying one node to V_{dd}
25 while the other to V_{ss}. Amplified cell data as above-described is output to the main data lines GB_i, /GB_i.

In a data write mode, a positive logic write pulse

with a level of Vdd is applied to a selective word line. Simultaneously, negative logic write pulses with a level of Vss or a boosted level are applied to selected bit line pair through the write pulse signal lines WPi, /WPi. These
5 positive and negative logic write pulses are controlled to have a certain overlap state therebetween and levels thereof corresponding to to-be-written data, and applied to selected complementary cells, whereby a write operation is done. The write circuit and operations thereof will be
10 described in detail later.

Since one word line is commonly connected to many pair cells, it is required for the word line to supply a large current to the pair cells. In consideration of such the current value, it is required to design drivability of the
15 word line decoder, resistance of the word line it self, the transistor size, and the like. It should be appreciated that the word line multiplexer MUX0 for eight word lines shown in Fig. 11 and the bit line decoder/multiplexer DEC/MUX for eight bit lines shown in Fig. 12 have the same
20 circuit configuration. Therefore, these circuit regions may be achieved to have the same layout as shown in Fig. 13. In Fig. 13, transistors QP11 to QP18, QN11 to QN18, select signals S10 to S13 and low level power supply Vss in the circuit of Fig. 11 are shown, and in correspondence to
25 these, transistors QN51 to QN58, QP51 to QP58, select signals S20 to S23 and high level power supply Vdd in the circuit of Fig. 12 are shown parenthesized. Although the

respective transistors corresponding to each other are of different conductivity-types, it is possible to use the same layout for these circuits.

Vertically running wiring 410 in Fig. 13 are gate
5 lines of transistors that serve as select lines and power supply lines of Vdd, Vss. These may be simultaneously formed by patterning a polysilicon film. Since power supply lines Vss, Vdd are merely required to be potentially fixed as necessary for holding non-selected bit lines and
10 word lines as being not floating, it is not required that these are low resistive. Therefore, it is able to use for these lines the same polysilicon film used as gate electrodes. Although laterally running wirings 411 are shown by schematic straight lines, these are metal wirings
15 which are contacted to sources and drains of transistors. Contact portions 412 serve as to connect the metal wirings 411 to bit lines and word lines, to which the vertical interconnection lines (i.e., contact plugs) 101 to 104 shown in Fig. 6 are connected.

20 Bit lines and word lines in the above-described cell array are preferably formed with a line/space of 1F/1F (F: minimum device-feature size). These bit lines and word lines are connected while holding the line pitch to the read/write circuit 200 on the substrate as shown in Fig. 6.
25 In this case, the metal wirings 411 shown in Fig. 13 are formed to have the same line/space of 1F/1F. Contrary to this, transistors disposed on the way of the metal wirings

411 must have a large area necessary for supplying a required current. In consideration to this view point, in Fig. 13, each transistor is formed to have a gate width of three pitches of the metal wirings 411.

5 When the transistor size and metal wire pitch are determined as above-described, in order to effectively dispose the transistors, the select signal lines S10(S20), S11(S21), S12(S22) and S13(S23) which are suffixed in accordance with an address order of 0, 1, 2 and 3 are
10 arranged in such an order of S10(S20), S12(S22), S11(S21) and S13(S23). As a result, between a transistor array of QP11(QN51), QP13(QN53) selected by the select signal line S10(S20) and a transistor array of QP12(QN52), QP14(QN54) selected by the select signal line S11(S21), disposed a
15 transistor array of QP15(QN55), QP17(QN57) selected by the select signal line S12(S22). By employing such the transistor arrangement, it is possible to dispose transistors with a large size within a metal wiring area in which wirings are arranged at a small pitch without idle
20 spaces.

Next, referring to Figs. 14 to 16, it will be explained that the bit lines, word lines and contact portions thereof to the read/write circuit 200 are simultaneously formed by use of a dual damascene method.

25 Fig. 14 shows such a state that bit lines BL0 are formed on the interlayer dielectric film 11 covering the substrate 10 on which the read/write circuit 200 has been formed.

Simultaneous with the formation of these bit lines BL0, formed are contact plugs 103a, 104a by a dual damascene process. These are used for connecting the word lines WL0, WL1 to be stacked thereon to the read/write circuit 200.

5 Although not shown in Fig. 14, other contact plugs for connecting end portions of the bit lines BL0 to the read/write circuit 200 are formed simultaneously with the contact plugs 103a, 104a.

Then, as shown in Fig. 15, memory cells, each of which
10 is constituted by a chalcogenide and a diode stacked each other, are formed on the bit lines BL0 at a predetermined pitch. Next, as shown in Fig. 16, interlayer dielectric film 17 is deposited to cover the memory cells MC, and then word lines WL0 are formed on the film 17 by a dual
15 damascene process. In this process, contact plugs 103b and 104b, which are to be connected to the contact plugs 103a and word lines WL1 to be formed next, respectively, are buried.

Figs. 17A to 17C show the burying process of the word
20 lines WL0 and contact plugs 103b, 104b in detail in a cross sectional view along the word line WL0 direction. Fig. 17A shows such a state that the interlayer dielectric film 17 is deposited to cover the memory cells MC and then planarized. Thereafter, as shown in Fig. 17B, wiring-
25 burying trenches 501 are formed in the interlayer dielectric film 17 by an RIE (Reactive Ion Etching) process for word line burying so as to expose the upper ends of the

memory cells MC. Further, contact holes 502 are formed at the positions where the contact plugs 103a, 104a have been buried so as to be deeper than the trenches 501. Then, a wiring material metal layer is deposited and processed by a
5 CMP (Chemical Mechanical Polishing) method. As a result, as shown in Fig. 17C, the word lines WL0 and the contact plugs 103b, 104b are simultaneously buried and formed.

Continuously, memory cell formations, interlayer dielectric film depositions, wiring and contact plug
10 formations by use of the damascene method are periodically performed. By use of such processes, as shown in Figs. 7 and 8, four layer cell arrays may be stacked in such a manner that the bit lines and word lines of each layer is connected to the read/write circuit on the substrate.

15 Fig. 18 shows a structure of the circuit portion 209b in the read/write circuit 200, that are formed simultaneously with the cell arrays. As described later, the write circuit 209 has to include capacitors and diodes for pulse-boosting. Form these diodes simultaneously in
20 the process of the diode formation process in the cell arrays, and then the structure of Fig. 18 may be obtained. The process will be explained in detail. As described above, transistor circuit is formed on the substrate 10 prior to the cell array formation process. MOS capacitors
25 510 shown in Fig. 18 are formed in the transistor circuit formation process. Diode 511 is formed as overlying the MOS capacitors 510 by use of the formation process of

diodes SD in the first cell array MA0. Similarly, diode 512 is formed by use of the formation process of diodes SD in the second cell array MA1.

In the example of Fig. 18, one diode 511 is so formed
5 as that the anode is connected to the MOS capacitor 510 underlying the diode 511, and the other diode 512 is so formed as that the cathode is connected to the MOS capacitor 510 underlying the diode 512. As described above, it is possible to form diodes with an optional polarity as
10 being above the MOS capacitors. Between the diodes 511, 512 and the MOS capacitors 510, buried are interlayer dielectric films 513, 514. Note that it is possible to remain metal films used in the cell array formation process in the interlayer films 513, 514, if necessary.

15 By use of such the structure shown in Fig. 18, even if it is required to occupy a large area for the MOS capacitors, diodes are stacked above the MOS capacitor regions, whereby it is able to decrease the chip occupy area of the write circuit 209.

20 Fig. 19 shows a write pulse generation circuit 600 used in the above-described write circuit 209 for supplying a negative logic write pulse to a selected bit line through a pulse signal line WP1. In Fig. 19, H and /L are a positive logic pulse and a negative logic pulse which are
25 to be supplied to a selected word line and a selected bit line, respectively. These positive logic pulse H and negative logic pulse /L are controlled of an overlap state

therebetween in accordance with a to-be-written data, and the negative logic pulse is boosted in a negative direction depending on the overlap state, whereby write pulses are obtained. The overlap state of the positive logic pulse H and negative logic pulse /L is detected by a NAND gate G12. 5 The output of the NAND gate G12 is delayed by a certain delay time through a delay circuit 605 to be supplied to one input of an OR gate G11. The delay time τ_1 of the delay circuit 605 is approximately equal to $T/2$, where T is 10 a pulse width of the positive logic pulse H and the negative logic pulse /L. The negative logic pulse /L is delayed by a certain delay time τ_2 through another delay circuit 606 to be supplied to the other input of the OR gate G11. The delay time τ_2 of the delay circuit 606 is 15 sufficiently small in comparison with the delay time τ_1 of the delay circuit 605.

A capacitor 601 is disposed in such a manner that one node Nb is connected to the output of the OR gate G11, and the other node Na is connected to the pulse signal wiring 20 WPi. A diode 602 is connected to the node Na for charging the capacitor 601 to a level of the negative logic pulse /L (e.g. Vss) driven by the negative logic pulse /L. Further, a PMOS transistor 603 is also connected to the node Na for holding the signal line WPi at a high level in a non- 25 selected state. That is, the transistor 603 is driven by an inverter 604, to which the negative logic pulse /L is input, to hold an on-state in the non-selected state,

thereby holding the pulse signal line WPi at Vdd. When the negative logic pulse is generated, the transistor 603 turns off.

Referring to Fig. 20, operations of the write pulse generation circuit 600 will be described bellow. In a non-selected state, the node Nb is held at "H" (=Vdd) by the OR gate G11, and the node Na is held at "H" (=Vdd) by the transistor 603. Therefore, in this state, the write pulse signal line WPi is held at "H". When "1" write is performed, the positive and negative logic pulses H and /L are simultaneously generated. At this time, NAND gate G12 is held to output the "H" level, whereby the node Nb is held at "H". At the same time, since the transistor 603 becomes off, the node Na is discharged through the diode 602, to which the negative logic pulse /L is supplied, to become "L" (=Vss).

In contrast to this, when "0" write is performed, the negative logic pulse /L is generated with a delay time τ_1 (nearly equal to $T/2$) relative to the positive logic pulse H. At this time, while the node Nb is held at "H", node Na is discharged by the diode 602 to become "L". Thereafter, when the node Nb becomes "L" in receipt of a result that negative logic pulse /L is delayed by τ_2 through the delay circuit 606, a negative logic write pulse, which is boosted in a negative direction within a period of about $T/2$, may be obtained at the node Na.

The principle of data write by use of such the pulse

control is as follows. At a "1" write time, writing current flows in a selected cell during an overlap time T in which the positive logic pulse H and the negative logic pulse /L are overlapped each other. As a result, the chalcogenide of the selected cell is annealed by self-induced heat to become a low resistance state that is crystallin-rich. At a "0" write time, writing current flows in a selected cell with a larger amount within a shorter period in comparison with that of the "1" writing time. As a result, the chalcogenide of the selected cell becomes a melting state and then rapidly cool off to become a high resistance state that is amorphous-rich.

The write pulse generation circuit 600 of Fig. 19 is shown by giving attention to one write pulse signal line WPi. Practically, in this embodiment, as described above, the lower two cell arrays MA0 and MA1 are simultaneously activated in the four cell arrays MA0 to MA3, and the upper two cell arrays MA2 and MA3 are simultaneously activated in a period different from that of the cell arrays MA0, MA1. Further, two cells that are connected to different bit lines in a cell array constitute a pair cell for storing complementary data.

Fig. 21 shows write pulse generation circuits 600a to 600d, which supply write pulses to two pairs of bit lines in simultaneously activated two cell arrays, and input/output relationships thereof. The outputs of the write pulse generation circuits 600a to 600d are selected

by the multiplexers MUX0, MUX1 shown in Fig. 11 to be supplied to the upper two cell arrays or the lower two cell arrays. In Fig. 21, WPi@1st and WPi@2nd are write pulse signal lines, that are to be connected to bit lines of first and second layers in the simultaneously activated two cell arrays (e.g. BL00 and BL10 in Fig. 5), respectively. /WPi@1st and /WPi@2nd are write pulse signal lines, that are to be connected to other bit lines constituting pairs with the above-described bit lines (e.g. /BL00 and /BL10), respectively. H is a positive logic pulse to be supplied to a shared word line of two cell arrays, and /L0n, /L1n, /L0n', and /L1n' are negative logic pulses that are to be supplied to bit lines. In detail, /L0n and /L0n' are supplied to the bit line pair (e.g. BL00 and /BL00) in the lower cell array of the two cell arrays, and /L1n and /L1n' are supplied to the bit line pair (e.g. BL10 and /BL10) in the upper cell array of the two cell arrays. As described by use of Fig. 19, the overlap states between the positive and negative logic pulses are determined based on to-be-written data, and in response to this, a negative logic writing pulse is selectively boosted to be supplied to the writing pulse signal line WPi.

Fig. 22 shows a logic pulse generation circuit 700 for generating the positive and negative logic pulses shown in Fig. 21. The logic pulse generation circuit 700 is configured to have a pulse generator 710 for generating two pulses P0 and P1, that are phase-shifted each other and

have a pulse width identical with each other, and a logic gate circuit 720 for generating required write pulses by combination of the two pulses.

An original pulse generation circuit 711 generates the pulse P0 with a pulse width of T, and a delay circuit 712 delays the pulse P0 to generate the pulse P1 that is delayed by about T/2. The output pulse P0 generated from the original pulse generation circuit 711 becomes the positive logic pulse H that is to be supplied to word lines through a driver.

Bit data B0 and B1 input to the logic gate circuit 720 are to-be-written data bits which are to be written to pair cells of the lower cell array and the upper cell array in the two cell arrays, respectively. Giving attention to the pair cells of the two cell arrays MA0 and MA1 in Fig. 5, a detailed example will be explained as follows: B0 is a write data to be written to the pair cell constituted by T-cell10 and C-cell10 in the cell array MA0; and B1 is a write data to be written to the pair cell constituted by T-cell11 and C-cell11 in the cell array MA1.

A set of AND gates G21, G22 and a set of AND gates G31, G32 are prepared to select the pulse P0 output of the original pulse generation circuit 711 or the pulse P1 output of the delay circuit 712 in response to whether the bit data B0 is "0" or "1". On receipt of this selection, one of the outputs /L0n and /L0n' of NAND gates G23 and G33 becomes a negative logic write pulse for "1" writing, phase

of which is identical with the positive logic pulse H, and the other becomes another negative logic write pulse for "0" writing, phase of which is delayed relative to the positive logic pulse H. In other words, the outputs /L0n and /L0n' become negative logic write pulses for writing one T-cell10 and C-cell10 as being "0", and the other as being "1", respectively, in accordance with the bit data B0.

Similarly, a set of AND gates G41, G42 and a set of AND gates G51, G52 are prepared to select the pulse P0 or P1. Therefore, outputs /L1n and /L1n' of NAND gates G43 and G53 become negative logic write pulses for writing one of T-cell11 and C-cell11 as being "0", and the other as being "1", respectively, in accordance with the bit data B1.

Fig. 23 shows negative logic write pulse waveforms obtained by the positive and negative logic pulses shown in Fig. 22 that are supplied to the bit lines BL00, /BL00, BL10 and /BL10 to which two pair cells of T-cell10, C-cell10 and T-cell11, C-cell11 are connected as shown in Fig. 5, for the respective write data. Four bits of data as described atop a signal wave form group are such that first bit corresponds to T-cell11, second bit to C-cell11, third bit to T-cell10 and fourth bit to C-cell10. The positive logic pulse H shown in Figs. 21 and 22 is supplied as it is to the word line WL0 as a positive logic write pulse. This positive logic write pulse becomes a reference pulse, and negative logic write pulses given to the respective bit lines are pulse-width controlled and boosted in

correspondence with data "0", "1". As a result, the chalcogenide of "0" written cell is melted and then rapidly cool-off to become a high resistance state, and the chalcogenide of "1" written cell is crystallized to become
5 a low resistance state, as described above. Therefore, it is possible to perform simultaneous writing to the simultaneously activated pair cells in two cell arrays.

[Industrial Applicability]

10 According to this invention, it is possible to provide such a phase change memory that a three dimensional cell array and a read/write circuit are integrally formed in a small chip area, and that a high-speed read/write operation may be performed.

CLAIMS

1. A phase change memory device comprising:

a semiconductor substrate;

5 a plurality of cell arrays stacked above said semiconductor substrate, each cell array having memory cells arranged in a matrix manner for storing resistance values as data that are determined by phase change of said memory cells, bit lines each commonly connecting one ends
10 of plural memory cells arranged in a first direction of said matrix and word lines each commonly connecting the other ends of plural memory cells arranged in a second direction of said matrix;

a read/write circuit formed on said semiconductor
15 substrate as underlying said cell arrays for reading and writing data of said cell arrays;

first and second vertical wirings disposed outside of first and second boundaries that define a cell layout region of said cell arrays in said first direction to
20 connect said bit lines of the respective cell arrays to said read/write circuit; and

third vertical wirings disposed outside of one of third and fourth boundaries that define said cell layout region in said second direction to connect said word lines
25 of the respective cell arrays to said read/write circuit.

2. The phase change memory device according to claim 1, wherein

each said memory cell has a stack structure of a chalcogenide and a diode as disposed at each cross portion of said bit lines and word lines in the respective cell arrays.

5 3. The phase change memory device according to claim 2, wherein

 said diode of said memory cell is serially connected to said chalcogenide while having a polarity with said bit line side as a cathode and with said word line side as an
10 anode, and wherein

 said bit lines and word lines are so potentially fixed as to reversely bias said diode in a non-selected mode, while a selected bit line and a selected word line are pulse driven in negative and positive directions,
15 respectively, in data read and write modes.

 4. The phase change memory device according to claim 1, wherein

 said cell arrays are so stacked as to share bit lines and word lines with adjacent two cell arrays.

20 5. The phase change memory device according to claim 1, wherein

 said first to third vertical wirings are contact plugs which are buried in an interlayer dielectric film surrounding said cell arrays.

25 6. The phase change memory device according to claim 1, wherein

 neighboring two memory cells in each said cell array

constitute a pair cell for storing complementary data one of which is a high resistance value state, and the other is a low resistance value state, and wherein

said complementary data of said pair cell are read out
5 to a bit line pair as one bit of data.

7. The phase change memory device according to claim 6, wherein

said pair cell is selected such that another bit line is disposed between said bit line pair to which said
10 complementary data are read out.

8. The phase change memory device according to claim 1, wherein

said read/write circuit comprises:

a global bus region having a plurality of data lines
15 to which read data are transferred and a plurality of write pulse signal lines for transferring write pulses to said bit lines, said data lines and said write pulse signal lines being so disposed as to cross a central portion of said cell layout region in said second direction;

20 first and second bit line select circuits disposed along said first and second boundaries of said cell layout region, respectively, to which the respective bit lines of neighboring two cell arrays are connected;

first and second sense amp arrays for sensing data of
25 bit lines selected by said first and second bit line select circuits, respectively, said first and second sense amp arrays being disposed between said first, second bit line

select circuits and said global bus region, respectively;

a word line select circuit disposed along one of said third and fourth boundaries of said cell layout region, to which shared word lines of said neighboring two cell arrays are connected; and

a write circuit disposed along the other of said third and fourth boundaries of said cell layout region for generating said write pulses supplied to said write pulse signal lines.

9. The phase change memory device according to claim 8, wherein

said shared word lines are simultaneously activated for a certain range which is selected by said word line select circuit, and the respective bit lines of said neighboring two cell arrays are simultaneously selected for the respective certain ranges which are selected by said first and second bit line select circuits, respectively, thereby simultaneously accessing to the respective plural memory cells in said neighboring two cell arrays.

10. The phase change memory device according to claim 9, wherein

said first and second sense amp arrays have sense amps for simultaneously sensing data of the respective plural memory cells which are simultaneously selected in said neighboring two cell arrays, sensed data of which are simultaneously transferred to said data lines in said global bus region.

11. The phase change memory device according to claim 9, wherein

said write circuit is configured to simultaneously output write pulses, which are to be transferred to the
5 respective plural bit lines simultaneously selected in said neighboring two cell arrays, to said write pulse signal lines in said global bus region.

12. The phase change memory device according to claim 8, wherein

10 neighboring two memory cells in each said cell array constitute a pair cell for storing complementary data, one of which is a high resistance value state and the other is a low resistance value state, and wherein

each of said first and second sense amp arrays
15 comprises differential type current sensing amplifiers arranged therein, each of said current sensing amplifiers being connected to a bit line pair to which said pair cell is connected for sensing a current difference due to said complementary data.

20 13. The phase change memory device according to claim 8, wherein

said write circuit comprises:

a logic pulse generation circuit for generating positive logic pulses and negative logic pulses to be
25 supplied to selected word lines and selected bit lines in each said cell array, respectively, said positive logic pulses and negative logic pulses being controlled to have

overlap widths therebetween in correspondence with write data; and

a write pulse generation circuit for selectively boosting said negative logic pulses output from said logic pulse generation circuit in correspondence with write data
5 to output said write pulse signal lines.

14. The phase change memory device according to claim 13, wherein

said logic pulse generation circuit comprises:

10 a pulse generation circuit for generating two pulses with the same pulse width, which are phase-shifted each other; and

a logic gate circuit for outputting said negative logic pulses and positive logic pulses with an overlap time
15 determined by combination logics determined depending on write data.

15. The phase change memory device according to claim 1, wherein

said plurality of cell arrays comprise:

20 a first cell array having a plurality of mutually parallel first bit lines formed on an interlayer dielectric film covering said read/write circuit, a plurality of memory cells laid out on each first bit line at a prespecified pitch, and a plurality of first word lines
25 laid out on said memory cells in such a manner as to commonly connect together plural memory cells aligned in a direction crossing said first bit lines;

a second cell array being formed above said first cell array while sharing said first word lines with said first cell array and having a plurality of memory cells arrayed in the same layout as said first cell array and a plurality of second bit lines overlying the memory cells in such a manner as to commonly connect together plural memory cells aligned in a direction crossing said first word lines;

a third cell array being formed above said second cell array while sharing said second bit lines with said second cell array and having a plurality of memory cells laid out in the same layout as said second cell array and a plurality of second word lines overlying the memory cells in such a manner as to commonly connect together plural memory cells aligned in a direction crossing said second bit lines; and

a fourth cell array being formed above said third cell array while sharing said second word lines with said third cell array and having a plurality of memory cells disposed in the same layout as the memory cells of said third cell array and a plurality of third bit lines overlying the memory cells in such a manner as to commonly connect together plural memory cells aligned in a direction crossing said second word lines.

16. The phase change memory device according to claim 15, wherein

said memory cell of each said cell array has a chalcogenide and a diode which are stacked at each

corresponding cross portion of said first to third bit lines and said first and second word lines.

17. The phase change memory device according to claim 16, wherein

5 the lamination order of said chalcogenide and diode is inverse between upper and lower neighboring cell arrays, and said diode is formed to have a polarity with the side of said first to third bit lines as a cathode.

18. The phase change memory device according to claim 10 15, wherein

said read/write circuit comprises:

a global bus region having a plurality of data lines to which read data are transferred and a plurality of write pulse signal lines for transferring write pulses to said 15 bit lines, said data lines and said write pulse signal lines being so disposed as to cross a central portion of said cell layout region in said second direction;

a first bit line select circuit disposed along said first boundary of said cell layout region, to which said 20 first and third bit lines are commonly connected;

a second bit line select circuit disposed along said second boundary of said cell layout region, to which said second bit lines are connected;

first and second sense amp arrays for sensing data of 25 bit lines selected by said first and second bit line select circuits, respectively, said first and second sense amp arrays being disposed between said first, second bit line

select circuits and said global bus region, respectively;

a word line select circuit disposed along one of said third and fourth boundaries of said cell layout region, to which said first and second word lines are connected; and

5 a write circuit disposed along the other of said third and fourth boundaries of said cell layout region for generating said write pulses supplied to said write pulse signal lines.

19. The phase change memory device according to claim
10 18, wherein

said word line select circuit is configured to simultaneously activate a certain range of either one of said first and second word lines, and wherein

said first and second bit line select circuit are
15 configured to simultaneously select a certain range of either one of said first and third bit lines, and simultaneously select a certain range of said second bit lines, respectively.

20. The phase change memory device according to claim
20 19, wherein

said first and second sense amp arrays have sense amps for simultaneously sensing data of the respective plural memory cells which are simultaneously selected in said first and second cell arrays or in said third and fourth
25 cell arrays, sensed data of which are simultaneously transferred to said data lines in said global bus region.

21. The phase change memory device according to claim

19, wherein

said write circuit is configured to simultaneously output write pulses, which are to be transferred to the respective plural bit lines simultaneously selected in said first and second cell arrays or in said third and fourth cell arrays, to said write pulse signal lines in said global bus region.

22. The phase change memory device according to claim 15, wherein

neighboring two memory cells sharing said first or second word lines in each of said first to fourth cell arrays constitute a pair cell for storing complementary data one of which is a high resistance value state, and the other is a low resistance value state, and wherein

said complementary data of said pair cell are read out to a bit line pair as one bit of data.

23. The phase change memory device according to claim 22, wherein

said pair cell is selected such that another bit line is disposed between said bit line pair to which said complementary data are read out.

1/18

FIG. 1






FIG. 2




2/18


FIG. 3



3/18


FIG. 4





5/18

FIG. 6



6/18

FIG. 7






FIG. 8



7/18

FIG. 9



8/18

FIG. 10




FIG. 11






FIG. 12



11/18

FIG. 13



12/18

FIG. 14





FIG. 15



13/18

FIG. 16




FIG. 17A




FIG. 17B






FIG. 17C



15/18

FIG. 18



16/18

FIG. 19





FIG. 20



17/18

FIG. 21






FIG. 22



18/18

FIG. 23



INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP03/04275

A. CLASSIFICATION OF SUBJECT MATTER

Int.Cl⁷ H01L 27/10, G11C 13/00, H01L 45/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Int.Cl⁷ H01L 27/10, G11C 13/00, H01L 45/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
 Japanese Utility Model Gazette 1922-1996, Japanese Publication of Unexamined Utility Model Applications 1971-2003, Japanese Registered Utility Model Gazette 1994-2003, Japanese Gazette Containing the Utility Model 1996-2003

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5714768 A (Energy Conversion Devices, Inc.) 1998.02.03 see the whole document & EP 888618 A1 & JP 11-514150 A & KR 99-67038 A & WO 97/15954 A1	1-23
A	US 6426891 B1 (Sony Corporation) 2002.07.30 see the whole document & JP 2001-127263 A	1-23
A	US 5825046 A (Energy Conversion Devices, Inc.) 1998.10.20 see the whole document & JP 2001-502848 A & EP 947005 A1 & KR 2000-52848 A & WO 98/19350 A1	1-23

☐ Further documents are listed in the continuation of Box C.
 ☐ See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier application or patent but published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

30.06.03

Date of mailing of the international search report

15.07.03

Name and mailing address of the ISA/JP

Japan Patent Office

3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan

Authorized officer

AKIRA SHOYAMA

Telephone No. +81-3-3581-1101 Ext. 3460



4M

9276

THIS PAGE BLANK (USPTO)

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)